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ABSTRACT
The increasing processing capability of Multi-Processor Systems-
on-Chips (MPSoCs) is leading to an increase in chip power dissi-
pation, which in turn leads to significant increase in chip temper-
ature. An important challenge facing the MPSoC designers is to
achieve the highest performance system operation that satisfies the
temperature and power consumption constraints. The frequency
of operation of the different processors and the application work-
load assignment play a critical role in determining the performance,
power consumption and temperature profile of the MPSoC. In this
paper, we propose novel convex optimization based methods that
solve this important problem of temperature-aware processor fre-
quency assignment, such that the total system performance is max-
imized and the temperature and power constraints are met. We
perform experiments on several realistic SoC benchmarks using
a cycle-accurate FPGA-based thermal emulation platform, which
show that the systems designed using our methods meet the tem-
perature and power consumption requirements at all time instances,
while achieving maximum performance.
Categories and Subject Descriptors
B.8 [Performance and Reliability]: Performance Analysis and
Design Aids
General Terms
Design, Performance
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1. INTRODUCTION
Business analysts forecast a 200 billion dollar market for media-
rich, mobile System-on-Chip (SoC) terminals in the near future [1].
These forthcoming SoCs will be composed in future technology
nodes of multiple homogeneous and/or heterogeneous processors,
namely Multi-Processor System-on-Chip (MPSoC) platforms.
However, the semiconductor industry is still facing several tech-
nological challenges to build these systems. In the near future,
power dissipation and consequent thermal implications will be of-
ten the dominant restriction to MPSoC performance and a signifi-
cant element in overall cost. In fact, prohibitively expensive pack-
aging, heat sinks and additional cooling solutions at the physical
level will be necessary to handle the processor temperatures in next
technology nodes [2]. Localized temperature increase can produce
transient reduction in overall system performance, unreliable tim-
ing delay variations or even permanent damages in the devices [3].
To achieve a reliable and efficient system operation, the MPSoCs
need to operate below a maximum temperature value and power
budget. Determining the operating frequencies of the different pro-
cessors of the MPSoCs, such that the performance of the system
is maximized, while satisfying the temperature and power budget
constraints, is a challenging task.
In this paper, we present novel design methods based on con-
vex optimization to solve this critical problem of determining the
operating frequencies of the processors, such that the system per-
formance is maximized and the temperature and power budget con-
straints are satisfied at all time instances of operation. We integrate
accurate thermal models of MPSoCs, which have been validated
against 3D finite-element analysis for estimating the heat flow of
the chip (presented in [29]), in a mathematical optimization frame-
work. We present methods that can be applied to two different
types of systems: one that has support for Dynamic Voltage and
Frequency Scaling (DVFS), where each processor’s frequency can
be varied over time, and the other where no DVFS is applied. As
both types of MPSoCs exist today, we address the design of both
systems.
We validate the solutions produced by the methods by integrating
them onto a cycle-accurate FPGA-based thermal emulation plat-
form [28] and perform experiments on several realistic SoC bench-
marks. We extract the real temperature measurements from the
platform, which show that the system always operates below the
maximum temperature constraint. We also present ways in which
our methods can be used to perform design space exploration stud-
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ies, such as detailed trade-offs between performance and tempera-
ture constraints for different working conditions, which can be used
very early in the system design flow.
We have the following realistic assumptions for the design pro-
cess: (1) We assume that the goal of our optimization methods
is to maximize the total amount of work done by the processors.
During system design, this problem is commonly encountered in
practice. As an example, when designing chip multi-processors, an
important performance goal is to maximize the total amount of in-
structions that can be executed in certain time [27]. This workload
maximization objective translates to maximizing the sum of the fre-
quencies of the different processors over time, as a faster processor
can execute more instructions in a given time interval. We also
solve a problem variation, where the application workload is fixed,
and the objective is to minimize system power consumption. (2)
Once the processor frequencies are set based on our methods, we
assume that the actual application tasks are mapped onto the pro-
cessors with compiler or OS support, as done widely in MPSoCs
that have multiple processing elements [27].
2. RELATED WORK
The performance-power optimization of processors using DVFS
policies has received considerable attention [4]-[6]. However, most
of these works do not consider temperature constraints of the sys-
tem. In the temperature-aware design domain, two important sub-
problems have been considered: modeling the thermal behavior
of the system and designing methods to control processor perfor-
mance and power consumption to meet the temperature constraints.
Several recent works have addressed the issue of on-chip thermal
modeling [8]-[16]. At the physical level, various methods can be
used to model the heat transfer in the substrate. Finite-difference
time domain [8], finite element [10], model reduction [11], random
walk [12, 13] and Green-function [14] based algorithms have been
applied for on-chip thermal analysis. At the architectural level, [15]
presents a thermal/power model for super-scalar architectures. The
work presented in [16] investigates the impact of temperature and
voltage variations across the die of embedded cores.
Based on these and other similar models, Dynamic Thermal
Management (DTM) techniques have been suggested [17]-[20].
In [17], the use of the feedback control theory is proposed as a way
to implement adaptive techniques in the processor architecture. In
[18], a predictive frame-based DTM algorithm is presented. The
authors in [20] perform extensive studies on empirical DPM tech-
niques for thermal management. Their results show that DVFS can
be very inefficient if the invocation time is not set appropriately. In
[21]-[24], temperature-aware floorplanning is used to place circuit
blocks, such that an even thermal profile is obtained. System-level
solutions have been defined to reduce the temperature in MPSoCs
using different scheduling mechanisms [25, 26]. Finally, in [27], a
detailed review of thermal management techniques for multi-core
architectures is presented.
Most of these existing thermal management techniques are based
on monitoring and tuning of processor frequencies that do not result
in optimal solutions. Moreover, they do not provide a guarantee
that the temperature constraints will be satisfied at all instances of
operation, which is critical for achieving system reliability.
3. TEMPERATURE MODELING
We consider two layers for heat flow modeling: silicon layer and
the heat spreading copper layer. We divide the chip floorplan into
several thermal cells of cubic shape. Each element of the design can
be represented by one or more thermal cells of the silicon layer.
Thermal modeling is achieved by considering the heat conduc-
tances and capacitances of the cells [15], [29], and the model is
similar to first-order RC circuits. In particular, we consider the
model presented in Figure 1. Each cell in a layer is adjacent to a
maximum of 4 other neighboring cells of the layer and a cell in
the silicon layer is also adjacent to the corresponding top level cell
of the copper layer. The copper layer cells have a thermal con-
ductance to the ambient, which is at the ambient temperature tamb.
This thermal conductance models the heat flow by convection from
the copper layer to the environment. For the computation of the
different thermal conductances, we refer the reader to [15].
Let n be the number of processors, also equal to the number of
thermal cells in each of the layers in the design. Thus, the total
number of thermal cells in both the copper and silicon layers is 2n.
We denote the power consumption of processor i at time instance k
with pi,k, where i = 1, . . . , n. We also define pi,k, where i =
n + 1, . . . , 2n, to model the interaction of the copper layer cell i
with the ambient at time instance k, as presented in [29].
The differential equation modeling the heat flow is given by:
Ct˙k = −G(tk)tk + pk, k = 1, . . . ,m, 1 (1)
where tk is the temperature vector, with each entry ti,k modeling
the temperature of thermal cell i at time instance k. The total num-
ber of time-steps used for temperature modeling is m. The matrix
C is diagonal, with the entries representing the thermal capacitance
of the cells (in Joules/Kelvin) and G is the thermal conductance
matrix (the conductance values have units of Watts/Kelvin). The
silicon thermal conductivity varies with temperature, in an approx-
imately linear fashion [7] (shown in Figure 2). Hence matrix G is
a function of temperature tk.
The Equation (1) can be integrated numerically, giving:
tk+1 = A(tk)tk + Bpk, k = 1, . . . ,m, (2)
where
A(tk) = (I − δC−1G(tk)) and B = δC−1.
Here I is the identity matrix and δ is the actual time interval be-
tween any two time-steps, k and k + 1. The above thermal model
has been validated against 3D finite element analysis and simula-
tions in [29], where it has been shown that the model accurately
predict the temperature variations.
We also solve for the steady state temperature vector tss, i.e., the
temperature distribution across the thermal cells when we achieve
thermal equilibrium. At steady state, the differential of the temper-
ature with time is zero, t˙k = 0. Then, Equation (1) can be written
as:
tss = G(tss)
−1p. (3)
Here we drop the time subscript k from both vectors t and p since
we are at steady state, and their values do not change with time.
4. PROBLEM FORMULATION
We consider two problems of interest: a steady-state case and a
dynamic-state case.
Problem Statement: The objective of our optimization prob-
lem is to set the frequency of operation of the processors, such that
the total workload supported by the system (i.e. the total num-
ber of instructions executed in certain time) is maximized. For the
steady-state case, we need to assign a single frequency to each pro-
cessor in the design, such that in steady state, the temperature and
1In the rest of this paper, unless otherwise noted, we assume that
the subscripts i and k are defined for the ranges {1, . . . , 2n} and
{1, . . . ,m}, respectively.
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Figure 1: Example cells and thermal conductances
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Figure 2: Silicon thermal conductivity and linear fit
power consumption values of the processors are below user-defined
thresholds. For the dynamic-state case, the frequency of operation
of the processors can be varied over time, such that the tempera-
ture and power consumption values at all time instances are below
user-defined thresholds.
In the steady-state formulation, each processor is assigned a con-
stant frequency and voltage at all time instances. However, many
MPSoCs have the capability of utilizing DVFS, where the fre-
quency and voltage of operation of the processors can be varied
over time, so that the system performance, power consumption and
temperature distribution can be highly optimized. The dynamic-
state formulation can be applied to systems that support DVFS, and
the frequency and voltage of the processors are varied over time to
better optimize the system performance.
The frequency of operation of the processors is represented by
the vector fk, with each entry fi,k, i = 1, . . . , n, representing the
frequency of processor i at time instance k. We seek to determine
the optimal fk values that maximizes workload under various con-
straints related to temperature and power consumption. An alter-
nate formulation of the problem, where we seek to determine the
optimal fk values that minimizes power consumption for a given
application workload (fixed number of instructions to be executed
in certain time) is also presented. Technology and hardware restric-
tions imply a minimum (fmin) and maximum operating frequency
(fmax) for the processors.
The operating voltage of a processor depends on the operating
frequency, and this dependence varies with different process and
technology generations. In this work we assume that the square of
the voltage scales linearly with the frequency of operation, as it is
a common method to scale voltage [30]. It is well-known that the
dynamic power consumption of a CMOS circuit depends linearly
on the frequency of operation of the circuit, and quadratically on
the operating voltage [6]. Hence, the power consumption values
at different time-instances can be obtained by quadratically scaling
the power consumption of the processors at fmax, i.e.,
pi,k = pmax f
2
i,k/f
2
max, i = 1, . . . , n, k = 1, . . . ,m. (4)
Here pmax is the power consumption of the processors at the max-
imum frequency of operation, which can be obtained from the data
sheet of the processors or from power simulations.
The constraints in our problem are that temperature and power
consumption values of the processors are below user-defined
thresholds. We denote the maximum safe operating temperature
of the chip with tmax and power budget for the design with ptot.
We can now present the steady-state and the dynamic-state opti-
mization problems. The goal of the steady-state optimization prob-
lem is to maximize the total workload that is supported by the sys-
tem at steady-state by maximizing the sum of the frequencies of the
different processors, while satisfying the given temperature con-
straints and power budget, i.e.,
maximize 1T f
subject to G(tss)−1p ≤ tmax
pmax f
2
i /f
2
max = pi, i = 1, . . . , n
1T p ≤ ptot
fmin ≤ f ≤ fmax,
(5)
where the optimization variables are vectors f and p, and 1 is the
vector of all ones. Note that here we drop the time subscript k from
f and p since in steady-state each processor is assigned a constant
frequency and power at all time instances.
The goal of the dynamic-state optimization problem is to max-
imize the total workload, while satisfying the given temperature
constraints and power budget at all time instances, i.e.,
maximize
Pm
k=1 1
T fk
subject to t0 = tamb
tk+1 = A(tk)tk + Bpk, k = 1, . . . ,m
tk ≤ tmax, k = 1, . . . ,m
pmax f
2
i,k/f
2
max = pi,k, i = 1, . . . , n, ∀kPm
k=1 1
T pk ≤ ptot
fmin ≤ fk ≤ fmax, k = 1, . . . ,m.
(6)
The problems (5) and (6) are non-convex optimization problems,
and in general, such problems cannot be solved globally in polyno-
mial time. On the other hand, an optimization model with convex
constraints can be solved globally with polynomial time complexity
(polynomial in the number of variables and constraints) [31]. There
are two issues that make these two problems non-convex. The first
is that the thermal equations (2) and (3) are non-convex, since the
matrices A and G depend on temperatures in a complicated man-
ner. The second issue is that the power equation (4) defines a non-
convex (quadratic equality) constraint for both problems.
5. CONVEX OPTIMIZATION SOLUTIONS
In this section, we present novel optimization methods to solve
the processor frequency assignment for the steady-state and the
dynamic-state cases. We also show how to handle the non-convex
thermal and power constraints using a 2-phase iterative algorithm.
5.1 Steady-State Optimization
We present the following algorithm for solving the problem (5).
In the first phase (steps 1 and 2 of the algorithm), we take the
matrix G to be constant in time, with thermal conductances com-
puted at some given temperature. We observe from Figure 2 that
the thermal conductivity decreases when the temperature increases.
Thus, if we use the thermal conductivity value at tmax, our thermal
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Algorithm 1 Steady-state optimization
1: Set G = G(tmax).
2: Solve the following convex optimization problem:
maximize 1T f
subject to G−1p ≤ tmax
pmax f
2
i /f
2
max ≤ pi, i = 1, . . . , n
1T p ≤ ptot
fmin ≤ f ≤ fmax,
(7)
3: Let the resulting steady-state temperature vector be topt.
4: Repeat steps 2 and 3, setting G = G(topt), until the temper-
ature values across different iterations converge.
Set p1_tmax value to t_max
this value, then increment it
If p1_tmax is lower than
no(phase 2)
(phase 1)
with p1_tmax as the 
Solve convex optimization problem
Solve the original thermal equations
with the frequency settings obtained 
from phase 1
Is the difference 0
or user threshold
for iterations reached ?
obtained from phase 2.
temperature limit
Compute the maximum temperature 
yes
Choose the most power efficient
configuration from set of all
feasible designs
Figure 3: The 2-phase approach for the dynamic case
model will under-estimate the amount of heat flow from the pro-
cessors when compared to the actual values. Consequently, the
model would over-estimate the temperatures at different time in-
stances when compared to the real temperature values. Therefore,
a more conservative frequency assignment to the processors would
be obtained, such that the maximum temperature allowed by the
model is in reality lower than tmax.
In problem (7), we also relax the power equation (4) to an in-
equality. It can be shown that the resulting relaxed convex problem
is equivalent to the original problem with the quadratic equality
constraint [31, pg. 191].
In the second phase (in step 4), we try to close the gap between
the approximated thermal models and the real temperature values
to achieve the optimum frequency values. Once the set of steady-
state temperatures are obtained, we calculate new values of matrix
G at the obtained temperatures. Then, with the G(topt) values,
we re-run the first phase of the optimization. We repeat the two
phases until the temperature results converge. An analysis of the
convergence of the results from the two phases for an application is
presented later (in Section 6.3).
5.2 Dynamic-State Problem Optimization
The algorithm used to solve the dynamic state workload assign-
ment problem is presented in Figure 3. For the dynamic state prob-
lem, the temperature values obtained from phase 1 can be different
for different time instances. Thus, the second phase of the steady-
state formulation cannot be directly applied. To this end, once the
processor frequencies are obtained, in the second phase we re-run
the original thermal equations (Equation 2) and obtain the observed
maximum temperature values. Note that once the frequency points
are obtained, the original thermal equations can be readily solved.
For the dynamic state problem, we solve the following relaxed
Mem
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Figure 4: Floorplan of multi-media SoC with 30 cores
convex optimization problem:
maximize
Pm
k=1 1
T fk
subject to t0 = tamb
tk+1 = A(p1 tmax)tk + Bpk, k = 1, . . . ,m
tk ≤ p1 tmax, k = 1, . . . ,m
pmax f
2
i,k/f
2
max ≤ pi,k, i = 1, . . . , n, ∀kPm
k=1 1
T pk ≤ ptot
fmin ≤ fk ≤ fmax, k = 1, . . . ,m,
(8)
where p1 tmax is initially set to tmax.
After running the second phase, we obtain the differences be-
tween the maximum temperature values obtained from the approx-
imated thermal model used in phase 1 and the original thermal
model (as shown in Figure 3). Then, we can increase the tmax value
that is fed to the optimization model in phase 1 (represented by the
p1 tmax value in Figure 3). After this, we re-run both phases, in-
creasing the p1 tmax value, until the maximum value obtained from
phase 1 converges to the value from phase 2 or until the number of
repetitions reaches a user-defined threshold.
5.3 Problem Variations
Our optimization methodology can be used to model several
variations of the temperature-aware workload assignment problem.
As an example, in this sub-section, we consider an alternate prob-
lem of setting the frequencies of the processors such that a pre-
defined amount of workload is executed with minimum power con-
sumption, satisfying the temperature constraints.
Let w be the total workload, in terms of the number of proces-
sor cycles, to be assigned to the processors. Let l be the total time
by which the workload needs to be completed by the different pro-
cessors. Then, the average frequency of operation of each of the
processor that would be required to complete the workload is given
by favg = w/(n× l).
As an example, an application may require six million proces-
sor cycles of computation, which needs to be completed in 10 ms.
With 6 processors, each processor on average needs to operate at
100 MHz to execute the application in the required time interval.
The optimization problem in Equation (8) is solved using the
following objective function:
minimize
Pm
k=1 1
T pk (9)
and with the following additional constraint used along with the
other constraints in Equation (8):
mX
k=1
1T fk ≥ m× n× favg. (10)
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6. EXPERIMENTAL RESULTS
We have applied the proposed convex-based thermal-aware
DVFS optimization approach to several case studies to show its
effectiveness in complex MPSoC designs.
6.1 Temperature Constraint Effects
In the first set of experiments, we have applied our optimization
technique on a relatively large MPSoC platform implementing a
multimedia benchmark suite. The studied MPSoC consists of 30
cores [32]: 15 processors and 15 on-chip memories that are evenly
distributed around the chip as shown in Figure 4. The processors
are ARM-based cores, which closely fit in the dimension of 1mm
× 1mm used in our floorplan, typical of today’s embedded proces-
sors [33]. The on-chip memories have sizes that also fit well in
the same dimensions. The platform simulates multi-media appli-
cations, such as video texture coding and 3-D reconstruction. The
power consumption values are obtained by accurately estimating
the instruction level power dissipation in the functional units, based
on switching activities of the components, accurately extracted on
a Virtex-II Pro based emulation plaform [28].
In order to see the effect of temperature on the design, we vary
the maximum temperature that can be tolerated by the chip and
find the amount of workload that can be supported by the de-
sign. These values are obtained using our proposed optimization
methods, which are solved using CVX [34], a convex optimization
solver. Such an analysis is very useful for designers to perform
early design trade-offs studies. As an example, when an expensive
packaging solution is utilized or a more temperature-tolerant cir-
cuit design is used, the maximum temperature that can be tolerated
by the chip can be higher. However, it is a challenging task for the
designer to estimate the potential gains of such approaches early
in the design cycle, but such a study can be easily and accurately
obtained by the presented methods. The resulting design points for
the considered multi-media design are shown in Figure 5. In this
set of experiments, we set tamb = 300K. From the figure, we see
that at low values of maximum temperature threshold, the normal-
ized workload curve (workloads are normalized with the workload
at 403K) is slightly steeper than at higher temperatures. This is be-
cause, the thermal conductivity of silicon decreases with increase
in temperature (see Figure 2); hence the relative performance im-
provement reduces with temperature increase.
Next, the temperature and frequency variations of one of the pro-
cessors over time (with the maximum temperature set to 373K) are
presented in Figures 6 and 7.
When the system starts its operation, the chip is at the ambient
temperature. Hence, the frequency of operation and the power dis-
sipation of the processors can be high without any thermal risk.
However, as soon as the chip starts heating up, the maximum tem-
perature constraint forces a drop in the frequency of operation.
6.2 Effect of hot-spots
In many MPSoCs, along with several processing elements, other
cores are also present, such as dedicated hardware blocks, memo-
ries, etc. In such a setting, when the workload is split across the
different processor cores, the thermal effects of the adjoining cores
play a vital role in the workload assignment pattern. A good exam-
ple is the new IBM cell architecture [35]. In the design (the floor-
plan is shown in Figure 8), there are multiple Synergistic Process-
ing Elements (SPEs) that are RISC processors, to which the work-
loads are assigned by a Power Processor Element (PPE). In [35],
the authors show that the PPE has a thermal hot spot. Here we study
the impact of workload assignment to the different SPEs using our
method, considering the thermal hot-spot of the PPE.
The frequency assignment achieved by our method and the re-
sulting temperature profiles of 4 different SPEs are presented in
Figures 9 and 10. In the figures, we present the results for the two
SPEs near the hot-spot of the PPE (SPE 1 and SPE 5) and for the
two SPEs that are far away from the hot-spot (SPE 4 and SPE 8).
The results clearly show that the workload assignment is highly
uneven, with the thermally-efficient SPEs supporting a higher load.
Intuitively, though a designer could easily observe that a thermally
efficient SPE would support a higher load, it is very difficult to es-
timate how to split the workload across the SPEs in an efficient
manner. Our methodology exactly addresses this problem and can
be utilized as a powerful and useful tool to obtain efficient results
and perform detailed studies of different assignment policies.
6.3 Convergence Analysis
In this sub-section, we show the convergence between the differ-
ent iterations of the steady-state optimization algorithm (presented
in Section 5.1) for the multi-media MPSoC platform. In Figure 11,
the minimum temperature values (across all the thermal cells) that
are obtained after running each iteration are presented. As we ap-
proximate the thermal conductances, in the first iteration, the mod-
els result in a conservative frequency assignment, leading to lower
actual temperature values. As we close the gap between the pre-
dicted and actual values in the next iterations, the frequency as-
signment and the temperature values gradually stabilize.
For all our experiments, the run-time of the convex optimization
models were less than few hours, when run on a 3.2 GHz PC with
1 GB RAM. This is due to the fact that the optimization problems
are solvable in polynomial time and are highly scalable to large
problem instances.
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7. CONCLUSIONS
Forthcoming MPSoCs can provide a very high processing power
for embedded devices. However, one of the major design chal-
lenges is that the power dissipation of MPSoCs is rapidly in-
creasing, which leads to large increase in chip temperature. This
can severely affect system performance, and even produce perma-
nent damages in the device in extreme cases. Achieving a high-
performance operation, satisfying temperature and power con-
straints is critical for MPSoCs. In this paper, we have presented
novel design approaches to perform optimal thermal-aware fre-
quency assignment in MPSoCs, based on convex optimization. Our
methods guarantee that the chip temperature remains below the
maximum threshold at all time instances of operation. Our ex-
perimental results show that, even in very complex MPSoCs, our
approach enables to setup optimal frequencies for each processor,
as well as provides designers with a consistent framework to per-
form studies of trade-offs between performance and temperature
very early in the design flow.
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